Home > Computers > Hardware > Components > Processors > RISC
RISC is an acronym for Reduced Instruction Set Computer. It is a processor design philosophy favoring smaller and simpler sets of instructions, that all execute in one, and the same number of, clock cycles and same amount of time. This makes programs faster, and larger, needing more bus bandwidth, memory (RAM), and storage (disk). Common RISC processors: ARM, DEC Alpha, IBM POWER, PA-RISC, MIPS, SPARC. RISC research began with a discovery. In traditional CPU designs, CISC (Complex Instruction Set Computer), many programs running on them were ignoring many instructions that existed to facilitate coding. The more complex instructions took several processor cycles to execute. CPUs were growing faster relative to the memory they accessed. This led to many methods to streamline processing in CPUs, while trying to lower the number of memory accesses.
http://www.cse.msu.edu/~enbody/postrisc/postrisc2.htm
Today's RISC processors are so far from RISC roots that they are no longer truly RISC. Michigan State University, Department of Computer Science.
http://userpages.umbc.edu/~vijay/mashey.on.risc.html
From comp.arch debates, in one text document for easier reading, original text and formats preserved, mostly.
http://foldoc.org/index.cgi?Reduced+Instruction+Set+Computer
Brief, very clear definition, with links to related issues and processors. FOLDOC.
http://www.webopedia.com/term/r/risc.html
Defines term, lists other webpages. Webopedia.
http://en.wikipedia.org/wiki/Reduced_instruction_set_computer
Online encyclopedia article about RISC.
Home > Computers > Hardware > Components > Processors > RISC
Thanks to DMOZ, which built a great web directory for nearly two decades and freely shared it with the web. About us