Directory of DLX Resources

Home > Computers > Hardware > Components > Processors > DLX

The DLX is a reduced instruction set computer (RISC) processor architecture. It is mainly a cleaner, simpler MIPS architecture, with a simple 32-bit load/store design, and intended mainly for education, as are Donald Knuth's MIX and MMIX architectures. All three are widely used in college-level computer architecture courses. DLX was introduced in the textbook "Computer Architecture: A Quantitative Approach", by John L. Hennessy and David A. Patterson, the main designers of the MIPS and Berkeley RISC designs, respectively, which are the two benchmark RISC designs.

Resources in This Category

• ASPIDA Project

  http://www.ics.forth.gr/carv/aspida/
  ASynchronous, open source, Processor IP of the DLX Architecture. Goal: show feasibility to design and deliver asynchronous open IPs in portable, re-usable way. Information, downloads. Open source hardware.

• David R. Kaeli, Professor

  http://www.ece.neu.edu/faculty/kaeli.html
  Director of Northeastern University Computer Architecture Research Laboratory, and co-author of Computer Architecture: A Quantitative Approach. Professional information with some links.

• DLX Information

  http://www.ece.umd.edu/class/enee350h.F2005/dlx.html
  Documents: getting started, instruction set summary and description, simulator manual.

• DLX Instruction Slides

  http://www.eng.tau.ac.il/~guy/Computer_Structure03/slides/instructions.pdf
  Tables of instructions, categorized, as PDF slides. By Guy Even, Tel Aviv University.

• Implementation of 5-stage DLX Pipeline

  http://www.cs.umd.edu/class/fall2001/cmsc411/proj01/DLX/
  Introductory tutorial with definitions, explanations, examples to show basic pipelining ideas; applet simulation lets users choose instructions to run, and see how pipeline works from direct experience.

• Introduction to Operating Systems

  http://www.soe.ucsc.edu/~sbrandt/courses/Spring02/111/dlxos.html
  DLXOS information needed for programming, from introductory course on OSs.

• Norman Matloff's DLX Tutorial

  http://heather.cs.ucdavis.edu/~matloff/dlx.html
  Information on DLX processor simulator and compiler, DLXsim, interactive program, loads assembly programs and simulates operation of computer on them, single-stepping or continuous execution.

• Out of Order Execution

  http://www.kroening.com/diplom/
  Master's Thesis: Design and Evaluation of a RISC Processor with a Tomasulo Scheduler. Uses DLX. HTML, PS, GZ, PDF.

• Superscalar DLX Processor

  http://www.rs.tu-darmstadt.de/downloads/docu/dlxdocu/SuperscalarDLX.html
  Diagram, description, download.

• The DLX Instruction Set Architecture Handbook

  http://portal.acm.org/citation.cfm?id=546884
  By Philip M. Sailer, David R. Kaeli; Morgan Kaufmann, 1996, ISBN 1558603719, 1st edition. Definitive work on DLX instructions. Information and abstract. ACM Portal.

• The DLX Processor

  http://www.csee.umbc.edu/courses/undergraduate/411/spring96/dlx.html
  Class overview with tables (instruction format, set) and diagrams (timing), some other information. By Ethan Miller, University of Maryland.

• Wikipedia: DLX

  http://en.wikipedia.org/wiki/DLX
  Encyclopedia article with links to many related topics.

Related Categories

• Home > Computers > Hardware > Components > Processors > MIPS
• Home > Computers > Hardware > Components > Processors > RISC
• Home > Computers > Programming > Education
• Home > Computers > Programming > Languages > Assembly > MIX-MMIX
• Home > Computers > Programming > Languages > Education
• Home > Computers > Software > Operating Systems > Education
• Home > Science > Technology > Electronics > Design > Hardware Description Languages > VHDL

 

Home > Computers > Hardware > Components > Processors > DLX

 

---

 

Thanks to DMOZ, which built a great web directory for nearly two decades and freely shared it with the web. About us